sig val iter : signed:bool -> (int -> unit) -> Bddreg.Minterm.t -> unit val map : signed:bool -> (int -> 'a) -> Bddreg.Minterm.t -> 'a list end